74HC160(2019) Просмотр технического описания (PDF) - NXP Semiconductors.
Номер в каталоге
Компоненты Описание
Список матч
74HC160 Datasheet PDF : 15 Pages
| |||
Nexperia
74HC160
Presettable synchronous BCD decade counter; asynchronous reset
VI
PE input
VM
GND
VI
CP input
tsu
th
VM
tsu
th
GND
VI
Dn input
tsu
th
VM
tsu
th
GND
aaa-012356
The shaded areas indicate when the input is permitted to change for predictable output performance.
Measurement points are given in Table 8.
Fig. 11. The data input (Dn) and parallel enable input (PE) set-up and hold times
VI
CEP, CET
input
GND
VI
CP input
VM
tsu
th
VM
tsu
th
GND
aaa-012358
The shaded areas indicate when the input is permitted to change for predictable output performance.
Measurement points are given in Table 8.
Fig. 12. The count enable input (CEP) and count enable carry input (CET) set-up and hold times
Table 8. Measurement points
Input
VM
0.5 x VCC
VI
GND to VCC
Output
VM
0.5 x VCC
74HC160
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 27 March 2019
© Nexperia B.V. 2019. All rights reserved
10 / 15
Share Link: 