TC58NVG0S3AFT05 Просмотр технического описания (PDF) - Toshiba

Номер в каталоге

Компоненты Описание

Список матч

TC58NVG0S3AFT05

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

Toshiba 

TC58NVG0S3AFT05

(10) Note regarding the WP signal

The Erase and Program operations are automatically reset when WP goes Low. The operations are

enabled and disabled as follows:

Enable Programming

WE

DIN

80

10

WP

RY/BY

tWW (100 ns min)

Disable Programming

WE

DIN

80

10

WP

RY/BY

tWW (100 ns min)

Enable Erasing

WE

DIN

60

D0

WP

RY/BY

tWW (100 ns min)

Disable Erasing

WE

DIN

60

D0

WP

RY/BY

tWW (100 ns min)

2003-08-20A 27/33

Share Link: