P4C150
AC TEST CONDITIONS
Input Pulse Levels
Input Rise and Fall Times
Input Timing Reference Level
Output Timing Reference Level
Output Load
GND to 3.0V
3ns
1.5V
1.5V
See Figures 1 and 2
TRUTH TABLE
Mode
RS CS OE WE Output
Not Selected
X H X X High Z
RESET
L L X H High Z
Output Disabled H L H H High Z
READ
WRITE
H LL H
DOUT
H L X L High Z
Figure 1. Output Load
* including scope and test fixture.
Figure 2. Thevenin Equivalent
Note:
Due to the ultra-high speed of the P4C150, care must be taken when testing
this device; an inadequate setup can cause a normal functioning part to be
rejected as faulty. Long high-inductance leads that cause supply bounce
must be avoided by bringing the VCC and ground planes directly up to the
contactor fingers. A 0.01 µF high frequency capacitor is also required
between VCC and ground. To avoid signal reflections, proper termination
must be used; for example, a 50Ω test environment should be terminated
into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and
a 116Ω resistor must be used in series with DOUT to match 166Ω (Thevenin
Resistance).
Document # SRAM105 REV A
Page 6 of 11