HD74LS642P Просмотр технического описания (PDF) - Renesas Electronics

Номер в каталоге

Компоненты Описание

Список матч

HD74LS642P

Octal Bus Transceivers (inverted open-collector outputs)

Renesas Electronics 

HD74LS642

Testing Method

Test Circuit

4.5V

P.G.

Zout = 50Ω

Input

VCC

G

DIR

1A S1

RL

Output

1B

CL

Notes:

1. 2A-2B, 3A-3B, 4A-4B, 5A-5B, 6A-6B, 7A-7B, 8A-8B, are identical to abobe load circuit.

2. CL includes prove and jig capacitance.

3. S1 is a input-output switch.

Waveforms 1

tTLH

Input A

(or B)

10 %

90 %

1.3 V

tPLH

Output B

(or A)

1.3 V

tTHL

3V

90 %

1.3 V

10 %

0V

tPHL

VOH

1.3 V

VOL

Note: Input pulse: tTLH ≤ 15 ns, tTHL ≤ 6 ns, PRR = 1 MHz, duty cycle 50%

Rev.2.00, Feb.18.2005, page 4 of 6

Share Link: