datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

VS1003 Просмотр технического описания (PDF) - Unspecified

Номер в каталоге
Компоненты Описание
Список матч
VS1003
ETC
Unspecified ETC
VS1003 Datasheet PDF : 61 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
4.4 Power Consumption
VS1003
4 CHARACTERISTICS & SPECIFICATIONS
Tested with an MPEG 1.0 Layer-3 128 kbit/s sample and generated sine. Output at full volume.
XTALI 12.288 MHz. Internal clock multiplier 3.0×. CVDD = 2.5 V, AVDD = 2.8 V.
Parameter
Min Typ Max Unit
Power Supply Consumption AVDD, Reset
Power Supply Consumption CVDD, Reset, +25C
Power Supply Consumption CVDD, Reset, +85C
0.6 5.0 µA
3.7 40.0 µA
200.0 µA
Power Supply Consumption AVDD, sine test, 30+ GBUF
36.9
mA
Power Supply Consumption CVDD, sine test
12.4
mA
Power Supply Consumption AVDD, no load
7.0
mA
Power Supply Consumption AVDD, output load 30
10.9
mA
Power Supply Consumption AVDD, 30+ GBUF
16.1
mA
Power Supply Consumption CVDD
17.5
mA
4.5 Digital Characteristics
Parameter
Symbol
Min
Typ
Max
Unit
High-Level Input Voltage
0.7×IOVDD
IOVDD+0.31 V
Low-Level Input Voltage
-0.2
0.3×IOVDD V
High-Level Output Voltage at IO = -1.0 mA
Low-Level Output Voltage at IO = 1.0 mA
Input Leakage Current
SPI Input Clock Frequency 2
Rise time of all output pins, load = 50 pF
0.7×IOVDD
-1.0
0.3×IOVDD
1.0
C LK I
7
50
V
V
µA
MHz
ns
1 Must not exceed 3.6V
2
Value
for
SCI
reads.
SCI
and
SDI
writes
allow
C
LK
4
I
.
4.6 Switching Characteristics - Boot Initialization
Parameter
XRESET active time
XRESET inactive to software ready
Power on reset, rise time to CVDD
Symbol
Min
2
16600
10
Max
500001
Unit
XTALI
XTALI
V/s
1 DREQ rises when initialization is complete. You should not send any data or commands
before that.
Version: 1.09, 2018-03-16
9

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]